Abstract: In this paper, the two topologies of Distribution Static Compensator (DSTATCOM) such as conventional DSTATCOM and modified DSTATCOM with their performances are investigated in terms of power quality improvement. Normally the DSTATCOM has shunt voltage source inverter (VSI) connected to point of common coupling (PCC) through the interfacing inductor. It is possible to modify DSTATCOM by connecting a capacitor in series with the interface inductor at the point of common coupling. This Modified topology requires a lower value of dc link voltage across the dc storage capacitor of voltage source inverter (VSI) for compensation of source currents, when compared with the conventional DSTATCOM topology. The reference signal for PWM generator is generated using synchronous reference frame theory and Indirect PI theory. A detailed simulation study to compare the performances of conventional and modified topologies are carried out using MATLAB 7.1 and the superior features of modified DSTATCOM topology are established.
Introduction
Three-phase power systems are facing severe power quality problems such as poor voltage regulation, large reactive power burden, harmonics current, and load unbalancing. The power quality problems and their improvement techniques are reported in the literature over the years [1] [2] [3] [4] [5] [6] [7] [8] . The Distribution Static Compensator (DSTATCOM) is one of the power quality improvement device which is used to provide reactive power for improving voltage regulation, to reduce harmonics in the source currents, and to balance the supply currents when the loads are unbalanced and nonlinear. There are various topological structures of the DSTATCOM are reported in the literature such as a voltage source converter (VSC) with four legs [9] , three single-phase VSC [8] , three-leg VSC with split capacitors [9] , and three-leg VSC with a zig-zag transformer [10] . To generate reference signal for PWM generator in order to provide pulses for the control of VSI of DSTATCOM, many control techniques are presented in the literature, viz., instantaneous reactive power theory (p−q theory), synchronous reference frame theory, power balance theory, etc. [6, 8, 9] . Many soft computing based control algorithms such as neural network, fuzzy logic and adaptive neuro-fuzzy etc [11] [12] [13] [14] , have been also adopted for the control of VSI based DSTATCOM.
Due to less computation time and easily availability of input variable, Indirect PI and synchronous reference frame theory based control algorithms are implemented in three phase shunt connected DSTATCOM for compensation of unbalanced and nonlinear loads. This paper deals with the comparative performance analysis of conventional and modified DSTATCOM topology for three phase four wire systems. This modified topology requires lesser value of dc link voltage when compared with existing conventional topology.
The paper is organized as follows. After starting with Introduction in section 1, section 2 briefly presents about the DSTATCOM topology in terms of conventional and modified approach. Section 3 gives a detailed description of control signals for generation of reference signals for VSI valves. Section 4 describes about simulation results for the conventional and modified DSTATCOM topologies and finally section 5 represents conclusion of this research work.
DSTATCOM Topology
Distribution static compensator (DSTATCOM) is just like as a shunt active filter which is attached in parallel to the load and source at PCC. Here the DSTATCOM Topology is categorized in terms of conventional and modified DSTATCOM topology as follows:
A. Conventional DSTATCOM Topology
Single line diagram of conventional DSTATCOM topology is shown in Figure1. Conventional topology has VSI which is coupled in parallel to the load at the PCC through interface inductor (Lf ). The main task of the interface inductor is for proper shaping of the filter currents while tracking the reference filter currents. The capacitance Cdc is the dc storage capacitor used for maintaining the input voltage of VSI at reference value of Vdcref . However, the voltage across Cdc is instantaneously varying quantity and is denoted as vdc. 
Design of DC Capacitor (Cdc)
In order to drive the compensated currents, the value of Vdcref should to be 1.6 times the peak value of system line voltage (Vlm) as given in [15] [16] [17] . Once the value of Vdcref is selected, the value of Cdc can be determined from the transient period in the system and its ability to regulate under this condition. Consider the STATCOM is connected to an x kVA system and deals with 0.5x kVA and 1.5x kVA handling capability under transient conditions for 'p' cycles. The energy in x kVA system in joules is x X 1000 joules. An increase in system kVA load results a decrease in vdc during transient and vice versa. Allowing a maximum of 12.5% variation in vdc during transients, the differential energy (Ec) across Cdc1 (for increase in load) is given as
The change in system energy (Es) for load change from x kVA to 1.5x kVA in joules is Es = (1.5x−x) 1000 p T (2) Where, T is the time period of system voltage and ′p′ is the period of transient. Therefore from equations 1 and 2, Cdc1 is given as
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Similarly,Cdc2 is calculated for the case of decrease in load from x kVA to 0.5x kVA, where vdc is allowed to increase up to 1.8Vlm from a reference value of 1.6Vlm. The maximum of the obtained Cdc1, Cdc2 values is chosen as the dc storage capacitor Cdc.
B. Modified DSTATCOM Topology
The basic difference between conventional and modified topologies is the insertion of capacitor Cf which is connected in series with the interface inductor Lf as shown in Figure 2 . Since Cf is incorporated in between STATCOM and PCC, the voltage build up across Cf plays a vital role for calculating the value of reference dc link voltage required for compensation in modified topology.
Figure 2. Modified DSTATCOM

Design of Series Capacitor (Cf )
Let the dc link voltage required for compensation in modified topology and conventional topology is denoted as Vdcmref and Vdcref respectively, Ifmax1 represent the maximum value of fundamental filter current corresponding to the phase where reference filter current is maximum [17] . The VA rating of the PWM voltage source inverter (active filter) used in conventional topology is denoted as VAc−AF (here the subscript 'c' stands for conventional and 'AF' for active filter) and is given below in (4).
The rating of the active filter with Vdcmref as the input dc link voltage in modified topology, is represented as VAm−AF (here the subscript 'm' stands for modified) and is given below in (5).
The difference in (4) and (5) should be equal to the VA rating the series combination of the passive elements interface inductor and series capacitor in order to have proper compensation. Therefore,
Where, XC = 1/(2πfCf ), XL = (2πfLf ) represents the reactance's of Cf and Lf respectively. Therefore from equations (4), (5) and (6), 1/Cf can be determined as given below in (7), where ω = 2π f and the corresponding fundamental component of rms voltage (vc f rms1) developed across Cf , is given in (8) .
Comparative Power Quality analysis of Conventional and Modified
Generation of Reference Signals
Generation of reference signals for the PWM generator of VSI based DSTATCOM is achieved by Indirect PI [18] and synchronous reference frame control techniques [8, 19] . The detail explanation of these control techniques have been given below:
A. Indirect PI controller
An error signal is obtained by comparing the reference voltage (set voltage) and the terminal voltage (rms value). This error is processed to a PI controller. The output of PI controller is the angle δ. Figure 3 represents Indirect PI controller which generates angle δ. From the angle δ, three phase sinusoidal signal Vcontrol is obtained as follows:
Three phase voltage signal VA,VB and VC are shifted by 0° ,120° and 240° respectively. Figure 6 depicts step by step procedure for obtaining reference value of three phase compensator current from the three phase load current. The load currents from the a-b-c frame are first converted to the α-β frame and then to the d-q frame using the following formulation cos t  sin t  i  2  2  2  i  cos t  sin  t  3  3  3  i  2  2  cos t  sin  t  3 3 
B. Synchronous Reference Frame Controller
        La Ld Lb Lq Lc i2 2 cos t cos t cos t i 3 3 2 i 3 i 2 2 sin t sin t sin t i 3 3                                        (10)                                    * sd * sq i i        (15)
Simulation results and analysis
The models of the conventional and modified DSTATCOM topologies shown in Figure 1 , Figure 2 respectively were build in MATLAB 7.1 simulation package and its sim power toolboxes to carry out simulation studies. The system parameters for the simulation are given in Table 1 . The main intention in this simulation is to show two different performance aspects for both the conventional and modified DSTATCOM topologies: 1) Source current harmonic reduction and power factor Improvement under Indirect PI control; 2) Source current harmonic reduction and power factor Improvement under synchronous reference frame control. The total harmonic distortion (THD) measurements of source current are compared for Indirect PI and synchronous reference frame controls under both topologies and verified by the limits specified by the IEEE519 and IEC61000-3 harmonic standards [20] . In case of Without DSTATCOM, there is no compensation i.e. compensation current is zero. The load current and source current waveform is exactly same and is non-sinusoidal in nature due to non-linear load at the PCC. The waveform of terminal voltage is sinusoidal. A low value of DC link voltage (2V) appears across DC capacitor. But when the DSTATCOM is put in operation with the distribution system, Compensation occurs i.e. compensation current is non-zero value. Load current is unbalanced and non-linear but source current is pure sinusoidal and in phase with terminal voltage which is also sinusoidal nature. Hence power factor will be improved to unity when DSTATCOM is connected to the distribution system. DC link voltage across DC capacitor is 70 V approximately which is large from previous case. Figure 8 indicates THD spectrum of source current for conventional DSTATCOM under Indirect PI control by considering without and with DSTATCOM. Without DSTATCOM source current THD is 11.13% but when the DSTATCOM is switched on, the THD is reduced to 2.72%. 
Comparative Power Quality analysis of Conventional and Modified
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Now the performance characteristic of the Modified DSTATCOM system is tested under Indirect PI control technique. Figure 9 indicates various voltage and current waveform for Modified DSTATCOM in without and with DSTATCOM condition.
In this topology before compensation, compensation current is zero. Both source current and load current are unbalanced and non-linear. Terminal voltage is sinusoidal with a magnitude of 300V. DC link voltage is varying from 40V to 30V. But after compensation, compensation current occurs and its value is 13A. Load current remains unbalanced and nonsinusoidal. However source current and terminal voltages have different magnitude but both are in phase which depicts power factor improvement on supply side. A small variation of DC link voltage occurs from 50V to 40V. Figure 10 represents THD spectrum of source current for Modified DSTATCOM topology under Indirect PI control. THD of source current is reduced from 11.13% without DSTATCOM to 2.36% with DSTATCOM. 
B. Source current harmonic reduction and power factor Improvement under synchronous reference frame control
Synchronous reference frame control technique is adopted for conventional and modified DSTATCOM systems in order to test source current harmonic compensation and power factor improvement on supply side. Initially, performance of conventional DSTATCOM topology will be discussed. Figure 11 indicates various current and voltage waveform for the conventional DSTATCOM topology under synchronous reference frame control.
Comparative Power Quality analysis of Conventional and Modified 
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Before switching of the DSTATCOM with the distribution system, the compensation current is approximately zero. Unbalanced and non-linear load create load current and source current waveform equal but non-sinusoidal with a magnitude of 4A. The terminal voltage at PCC is sinusoidal with a magnitude of 320 V. The DC link voltage has a constant value of 870V. After switching of the DSTATCOM with the distribution system, compensation occurs with a compensation current of 40A. Load current remains unbalanced and non-sinusoidal. Source current and terminal voltage waveform are balanced and sinusoidal with a negligible phase difference between them and hence power factor improvement is achieved. The DC link voltage remains unaltered with a magnitude of 870V which is exactly same as in the previous DC link value. Figure 12 represents THD spectrum of source current for conventional DSTATCOM topology under Synchronous reference frame control. THD of source current is reduced from 11.13% without DSTATCOM to 0.65% with DSTATCOM. Now modified DSTATCOM topology has been tested for power quality improvement in terms of harmonic compensation and power factor improvement. Figure 13 indicates its various current and voltage waveform for the modified DSTATCOM topology under synchronous reference frame control. Before compensation, the compensation current is approximately zero. The wave shape of load current and source current are similar and non-sinusoidal due to unbalanced and nonlinear load. The terminal voltage waveform is sinusoidal with a magnitude of 320 V. The voltage across DC capacitor is DC link voltage and has a constant value of 540V. After compensation, compensating current is injecting at PCC which is sinusoidal with a value of 70 A. As always source current and terminal voltage are in phase having different magnitudes after compensation which depicts power factor improvement on source side. DC link voltage
Comparative Power Quality analysis of Conventional and Modified remains unaltered i.e. 540V. Figure 14 shows current THD spectrum of the source for modified DSTATCOM topology under synchronous reference frame control in before and after compensation mode. The THD of source current is reduced from 11.13% before compensation to 0.31% after compensation.
(a) (b) Figure 14 . THD spectrum of source current for modified DSTATCOM (a)Without DSTATCOM (b) With DSTATCOM Table 2 represents final performance evaluation of percentage THD of source current for conventional as well as modified DSTATCOM Topology under synchronous reference frame and indirect PI control. Figure 15 represents chartable view of source current THD of DSTATCOM Topologies in synchronous reference frame and indirect PI control. 
Conclusions
The analysis, simulation, and implementation of conventional and modified DSTATCOM topology consisting of a VSI with a two-winding transformer have been carried out, and their performances have been tested for current harmonic elimination and power factor improvement on the source side. It has been found that synchronous reference frame control technique gives better dc bus voltage regulation for the DSTATCOM as compared to Indirect PI technique. The source current harmonic elimination in synchronous reference frame control is also better than Indirect PI technique. The percentage harmonic reduction in both control strategies successfully fulfills the criteria of IEEE-519 standard. Moreover it has been observed that in the modified DSTATCOM topology, the THD value of source current is lower than conventional DSTATCOM topology and hence modified DSTATCOM topology is a good choice for more power quality improvement.
